This shows you the differences between two versions of the page.
Both sides previous revision Previous revision | Next revision Both sides next revision | ||
info:vhdl [2020/10/20 11:15] francois |
info:vhdl [2021/12/23 22:37] francois |
||
---|---|---|---|
Line 1: | Line 1: | ||
====== VHDL Xilinx/Modelsim ====== | ====== VHDL Xilinx/Modelsim ====== | ||
\\ | \\ | ||
- | {{ :vhdl:parallella.png?direct&300|Parallella board}} | + | {{ :vhdl:xilinx-zybo.png?direct&300 |Xilinx Zynq Zybo board}} |
We are using the new [[http://www.xilinx.com/products/design-tools/vivado/|Xilinx Vivado]] toolchain with a 25 nodes floating licence. This University System Edition license gives you access to all of the Xilinx software of this toolchain including IP exploration and high-level synthesis.\\ | We are using the new [[http://www.xilinx.com/products/design-tools/vivado/|Xilinx Vivado]] toolchain with a 25 nodes floating licence. This University System Edition license gives you access to all of the Xilinx software of this toolchain including IP exploration and high-level synthesis.\\ | ||
Line 31: | Line 31: | ||
* {{ :vhdl:xilinx-sdsoc-introduction.pdf | Xilinx Zynq User Guide}}. | * {{ :vhdl:xilinx-sdsoc-introduction.pdf | Xilinx Zynq User Guide}}. | ||
- | {{ :vhdl:xilinx-zybo.png?direct&300 |Xilinx Zynq Zybo board}} | + | {{ :vhdl:sipeed-tang-nano-4k.png?direct|Sipeed Tang Nano 4k}} |